Microsoft Logo

Microsoft

Principal Design Engineer

Posted 2 Hours Ago
Be an Early Applicant
In-Office
Austin, TX
143K-304K Annually
Expert/Leader
In-Office
Austin, TX
143K-304K Annually
Expert/Leader
Designs high-performance silicon and AI system-on-chip components, including IP microarchitecture, RTL, synthesis, and SoC integration. Collaborates with architecture, verification, and physical design teams to ensure implementations meet specifications. The role involves digital design, ASIC/SoC development, clock-domain-crossing and lint closure, PPA trade-offs, fabric or networking ASIC design, and post-silicon debugging.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

We are looking for a Principal Design Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment.
Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.

#SCHIE


Responsibilities

You will be part of the design team driving many facets of high performance, high bandwidth designs. The tasks will include working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis, and System on Chip (SOC) integration on different subsystems. Throughout the program you will be interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec


Qualifications
Required Qualifications:
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • OR equivalent experience. 
 
Other Requirements: 
  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter. 
  •  
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.   
 
Preferred Qualifications:
  • 12+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure.
  • 10+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs.
  • 8+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug
  • 8+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic
  • D2D IP design experience
  • Fabric design experience
  • CPU and/or graphics core design experience
  • Complex algorithmic designs for AI usages experience
  • Script development experience


Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142,800 - $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000 - $304,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Similar Jobs

9 Days Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design, simulate, and optimize DRAM and HBM digital, analog, and memory-core circuits. Lead floorplanning, layout, timing, power delivery, reliability analysis, reticle experiments, tape-outs, and simulation-to-silicon correlation. Collaborate globally with verification, product engineering, manufacturing, test, process integration, assembly, and marketing teams. Manage layout resources, resolve cross-functional design issues, document technical decisions, lead design reviews, and drive innovation for future memory generations.
Top Skills: Cadence VirtuosoCmosDramFinesimHbmHspiceVerilogVlsi
9 Days Ago
In-Office
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Leads the design, integration, and silicon delivery of analog and mixed-signal IP for HBM logic dies. Responsibilities include designing high-speed interfaces, clocking, SerDes, biasing, calibration, and power circuits; defining interfaces and power domains; conducting simulation and reliability analyses; guiding layout, floorplanning, matching, shielding, and EM/IR compliance; signing off layouts; optimizing designs for advanced nodes; and collaborating with digital, systems, packaging, and test teams.
Top Skills: Analog And Mixed-Signal Ic DesignCdrCmosDllEm/Ir AnalysisHbmHigh-Speed Transmitters And ReceiversLdosMonte Carlo AnalysisPllPvt AnalysisSerdesSpiceVoltage Regulators
9 Days Ago
Hybrid
118K-201K Annually
Senior level
118K-201K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Design and develop FPGA systems through architecture, RTL coding, synthesis, place-and-route, timing closure, simulation, lab testing, product support, and FPGA security. The role requires debugging high-speed interfaces, clock-domain crossings, and digital designs, while supporting testing and mentoring engineers. Preferred experience includes DSP, MATLAB/Simulink, legacy hardware, UVM/SystemVerilog, radar, video/IR processing, stepper motor control, and C/C++.
Top Skills: AsicCC++ChipscopeClearcaseCvsDdr2Ddr3Ddr4DspFpgaGitIlaIntel QuartusLvdsMatlabModelsimPciePerlPythonQuestaSerdesShell ScriptingSignaltapSimulinkSubversionSystemverilogTclUvmVerilog HdlVhdlXilinx Vivado

What you need to know about the Charlotte Tech Scene

Ranked among the hottest tech cities in 2024 by CompTIA, Charlotte is quickly cementing its place as a major U.S. tech hub. Home to more than 90,000 tech workers, the city’s ecosystem is primed for continued growth, fueled by billions in annual funding from heavyweights like Microsoft and RevTech Labs, which has created thousands of fintech jobs and made the city a go-to for tech pros looking for their next big opportunity.

Key Facts About Charlotte Tech

  • Number of Tech Workers: 90,859; 6.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Lowe’s, Bank of America, TIAA, Microsoft, Honeywell
  • Key Industries: Fintech, artificial intelligence, cybersecurity, cloud computing, e-commerce
  • Funding Landscape: $3.1 billion in venture capital funding in 2024 (CED)
  • Notable Investors: Microsoft, Google, Falfurrias Management Partners, RevTech Labs Foundation
  • Research Centers and Universities: University of North Carolina at Charlotte, Northeastern University, North Carolina Research Campus

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account