Easy Apply
Easy Apply
Leads design-for-test implementation for ultra-low-power SoCs, including scan insertion, boundary scan, MBIST, ATPG, low-power DFT architecture, test vector generation, coverage and test-time optimization, and pre/post-layout simulations. Collaborates with design and test engineering teams on timing, physical, power, logical issues, and production test bring-up on silicon.
Company Overview
Ambiq is on a mission to enable intelligence everywhere — powering the AI edge revolution with the world's lowest-power semiconductor solutions.
Built on our proprietary sub- and near-threshold technology, our chips deliver multi-fold improvements in energy efficiency without costly process scaling. Since 2010, we've shipped over 300 million units to customers building smarter wearables, medical devices, IoT products, and AI-powered edge applications.
Our cross-functional teams span design, research, development, production, marketing, sales, and operations across Austin, Hsinchu, Shanghai, Shenzhen, and Singapore. We move fast, tackle hard problems, and create space for people to grow through complex, meaningful work that shapes the future of technology.
We're looking for self-motivated, creative problem-solvers who are eager to push technological limits and make a real impact in energy efficiency.
At Ambiq, we live by five values: Innovate. Collaborate. Focus. Learn. Achieve.
If that's you, join us — the intelligence everywhere revolution starts here.
Responsibilities
- Responsible for scan insertion, boundary scan, MBIST, ATPG for ultra-low power SoC based on subthreshold operation using standard EDA tools.
- Develop and implement low-power DFT architecture and infrastructure.
- Generate structural test vectors, analyse, and improve coverage, test time and test cost.
- Perform pre/post-layout scan and MBIST simulations.
- Work with designers on STA, physical, power and logical issues related to DFT.
- Work with test engineers to bring up test vectors on silicon.
Qualifications
- BS/MS in ECE/EE and at least 8 years of experience in DFT implementation.
- Skilled in different types of DFT structures, including scan (Stuck-At, At-Speed, Path-Delay), scan compression, boundary scan and MBIST.
- Experience in creating and implementing hierarchical DFT architecture in complex SoC.
- Experience in Low-Power DFT and MBIST.
- Experience in test time and test coverage analysis for scan and MBIST patterns.
- Experience in working with test engineering team to bring up production test program.
- Extensive knowledge of timing concepts and constraint development.
- Experience in developing scan ATPG and MBIST test benches and simulation in pre/post-layout environments.
- Experience in RTL is required.
- Experience in scripting like Tcl is preferred.
- Experience with GLS (gate level simulation) is preferred.
- Motivated, self-driven engineer with attention to detail.
- Strong verbal and written English communication skills.
Similar Jobs at Ambiq
Hardware • Internet of Things • Software • Wearables • Semiconductor
Leads the physical design organization for ultra-low-power MCU products, defining strategy, building global teams, establishing implementation methodologies, and overseeing floorplanning, power planning, CTS, place-and-route, timing closure, physical verification, and reliability sign-off. Partners with architecture, RTL, analog, verification, product engineering, operations, and foundries to optimize PPA, manage schedules and risks, deliver tape-outs, and support post-silicon debug.
Top Skills:
Advanced Process NodesCadenceClock GatingClock Tree SynthesisDrc/LvsDvfsEm/Ir Sign-OffFloorplanningIso 26262MentorMixed-Signal SocsMulti-VtPdkPlace And RoutePower GatingPpa OptimizationRetentionSynopsysUpf
Hardware • Internet of Things • Software • Wearables • Semiconductor
Own pre-tapeout quality for digital SoC modules on MCU platforms. Responsibilities include architecture and microarchitecture, Verilog/SystemVerilog RTL development, third-party IP integration, verification and FPGA collaboration, timing and power closure, LINT/CDC/RDC quality checks, silicon bring-up, and validation. The role requires expert-level SoC design knowledge, technical leadership, and the ability to guide programs across technical areas.
Top Skills:
CdcFpgaLintRdcRtlSocSystemverilogVerilog
Hardware • Internet of Things • Software • Wearables • Semiconductor
Lead development, integration, optimization, and validation of GPU hardware abstraction layers and graphics software stacks for embedded Ambiq MCUs. Responsibilities include OpenGL ES and vector graphics middleware, display integration, UI frameworks, performance and power optimization, example applications, testing, FPGA pre-silicon verification, post-silicon bring-up, and hands-on hardware/software debugging.
Top Skills:
Arm Cortex-MArm KeilAssemblyCConfluenceCursorDbiDpiEclipseFreertosGitIarJIRALogic AnalyzersLvglMemory-In-PixelMipi DsiOpenai CodexOpengl EsOpenvgOscilloscopesOzonePythonZephyr
What you need to know about the Charlotte Tech Scene
Ranked among the hottest tech cities in 2024 by CompTIA, Charlotte is quickly cementing its place as a major U.S. tech hub. Home to more than 90,000 tech workers, the city’s ecosystem is primed for continued growth, fueled by billions in annual funding from heavyweights like Microsoft and RevTech Labs, which has created thousands of fintech jobs and made the city a go-to for tech pros looking for their next big opportunity.
Key Facts About Charlotte Tech
- Number of Tech Workers: 90,859; 6.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Lowe’s, Bank of America, TIAA, Microsoft, Honeywell
- Key Industries: Fintech, artificial intelligence, cybersecurity, cloud computing, e-commerce
- Funding Landscape: $3.1 billion in venture capital funding in 2024 (CED)
- Notable Investors: Microsoft, Google, Falfurrias Management Partners, RevTech Labs Foundation
- Research Centers and Universities: University of North Carolina at Charlotte, Northeastern University, North Carolina Research Campus
