Northrop Grumman Logo

Northrop Grumman

Principal / Senior Principal Circuit Design Engineer / Layout Engineer

Reposted 8 Days Ago
Be an Early Applicant
United States of America
102K-191K Annually
Senior level
United States of America
102K-191K Annually
Senior level
Seeking a Principal/Senior Principal Circuit Design Engineer to lead custom designs, chip layout, and verification for advanced computing systems, requiring strong skills in microelectronics and semiconductor design.
The summary above was generated by AI

RELOCATION ASSISTANCE: Relocation assistance may be available

CLEARANCE TYPE: SCI

TRAVEL: Yes, 10% of the Time

Description

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.

The Northrop Grumman Mission Systems (NGMS) Advanced Processing Solutions (APS) Business pushes the boundaries of innovation, redefines the leading edge of exotic new technologies, and drives advances in the sciences. One of our most challenging new fields is Transformational Computing, which combines the unique properties of superconductivity and quantum mechanics to develop radical new energy-efficient computing systems. Our team is chartered with providing the skills to transform computing beyond Moore’s Law, advancing development of computer architectures, processing/memory subsystems, and large-scale high-performance computing systems. You’ll work in a fast-paced team environment alongside a broad array of scientists, engineers and physicists to make these processing solutions a reality and deliver remarkable new advantages to the warfighter.

The Networked Information Solutions (NIS) Advanced Processing Solutions (APS) business is seeking a Principal / Senior Principal Circuit Design Engineer / Layout Engineer. The ideal candidate will have solid understanding of microelectronic electrical principles, demonstrated organizational skills and a willingness to learn and grow in a team environment. The development nature of our foundry activities will provide a willing candidate the opportunity to grow into an integral member of the Northrop Grumman design community.

Responsibilities (including, but not limited to):

  • Create custom designs and layouts that could include Process Control Monitor (PCM) structures, reticle alignment marks, and physical measurement structures. Mentoring and guidance are provided by process engineers, photo lithography engineers and peer engineers.
  • Provide floor planning guidance and support.
  • Create chip designs in various technologies for process prove-in, experimentation, and test support.
  • Perform both frontend and backend verification of designs.
  • Participate in reticle composition and tape out activities.
  • Document work performed.

Additional Valuable Skills:

  • Experience using Cadence design suite of tools to perform full and semi-custom design work.
    • Knowledge of Cadence Virtuoso L/XL/EXL capabilities that enhance design task efficiency.
  • Knowledge of semiconductor device physics and analog/mixed signal integrated circuit design.
  • Experience laying out or characterizing digital standard cells or memory elements.
  • Design simulation using industry tools such as ANSYS/HFSS or ADS.
  • Building scripts, in an agreed upon programing language, to automate repetitive tasks or facilitate an increase in productive work.
  • Create and document flows for future re-use and quality control.
  • Knowledge of an industry programing language: Shell, Python, Perl, TCL/TK or equivalent.
  • Experience with any of the following:
    • Behavior modeling skills using Verilog-A or Verilog-AMS.
    • Full-chip functional/performance verification methods.
  • Experience collaborating with research staff/quantum physicists to realize proof of principle designs.

This position requires onsite support at our Advanced Technology Lab (ATL) in our Linthicum, MD office.

This position can be filled as a Principal Circuit Design Engineer / Physical Layout Design Engineer OR a Senior Principal Circuit Design Engineer / Physical Layout Design Engineer. Qualifications for both are listed below:
 

Basic Qualifications for a Principal Circuit Design Engineer / Physical Layout Design Engineer:

  • Bachelor’s Degree in a STEM related field with 5 years of related experience; 3 years with Masters; 0 years with PhD or 10 year's circuit design experience in lieu of a STEM degree.
  • Excellent verbal, written, and interpersonal communication skills.
  • Navigate file structures in the LINUX environment.
  • Able to obtain and maintain a DoD security clearance per business requirements.
  • US Citizenship.

Basic Qualifications for a Senior Principal Circuit Design Engineer / Principal Physical Layout Design Engineer:

  • Bachelor’s Degree in a STEM related field with 9 years of related experience; 7 years with Masters; 4 with a PhD or 10 year's circuit design experience in lieu of a STEM degree.
  • Excellent verbal, written, and interpersonal communication skills.
  • Navigate file structures in the LINUX environment.
  • Able to obtain and maintain a DoD security clearance per business requirements.
  • US Citizenship.

Preferred Qualifications for Principal Circuit Design Engineer / Physical Layout Design Engineer OR Senior Principal Circuit Design Engineer / Principal Physical Layout Design Engineer:

  • Understanding of the Semiconductor fabrication process and process development.
  • Understanding of Process Design Kit (PDK) Development (tech files, verification rule files, Pcells, skill programing)
  • Skilled in the use of the Cadence Virtuoso capture tool.
  • Proficient in the use of Cadence ASSURA or Siemens Mentor Calibre DRC/LVS verification tools.
  • Experience in Superconducting Reciprocal Quantum Logic circuit design practices
  • Current Secret/TS SCI clearance

Salary Range: $102,400.00 - $153,600.00Salary Range 2: $127,000.00 - $190,600.00

The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.

Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.

The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.

Northrop Grumman is committed to hiring and retaining a diverse workforce. We are proud to be an Equal Opportunity/Affirmative Action Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO/AA and Pay Transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

Top Skills

Ads
Ansys/Hfss
Cadence Design Suite
Linux
Perl
Python
Shell
Tcl/Tk
Verilog-A
Verilog-Ams
HQ

Northrop Grumman Charlotte, North Carolina, USA Office

1201 Continental Blvd, Charlotte, North Carolina, United States, 28273

Similar Jobs

Yesterday
Hybrid
New York City, NY, USA
180K-240K
Mid level
180K-240K
Mid level
Fintech • Software • Financial Services
Develop RAG pipelines, design algorithms for LLMs, implement AI solutions, ensure code quality, and deploy on cloud platforms.
Top Skills: Amazon BedrockDockerElasticsearchKubernetesLangchainLlamaindexPythonWeaviate
Yesterday
Easy Apply
Hybrid
Chicago, IL, USA
Easy Apply
Mid level
Mid level
AdTech • Big Data • Digital Media • Marketing Tech
The Solutions Engineer will collaborate with Sales and Account Management to develop technical solutions, manage client integrations, and enhance the customer experience through effective communication and project management.
Top Skills: Command Line InterfaceHTMLJavaScriptSQLUnix
Yesterday
Hybrid
Austin, TX, USA
115K-141K Annually
Mid level
115K-141K Annually
Mid level
Cloud • Information Technology • Security • Software • Cybersecurity
The Incident Response Engineer leads incident management, conducts forensic investigations, and collaborates on security processes and automation to address security threats.
Top Skills: AWSAzureCrowdstrikeDockerElkGCPKubernetesPythonSIEMSoarSQL

What you need to know about the Charlotte Tech Scene

Ranked among the hottest tech cities in 2024 by CompTIA, Charlotte is quickly cementing its place as a major U.S. tech hub. Home to more than 90,000 tech workers, the city’s ecosystem is primed for continued growth, fueled by billions in annual funding from heavyweights like Microsoft and RevTech Labs, which has created thousands of fintech jobs and made the city a go-to for tech pros looking for their next big opportunity.

Key Facts About Charlotte Tech

  • Number of Tech Workers: 90,859; 6.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Lowe’s, Bank of America, TIAA, Microsoft, Honeywell
  • Key Industries: Fintech, artificial intelligence, cybersecurity, cloud computing, e-commerce
  • Funding Landscape: $3.1 billion in venture capital funding in 2024 (CED)
  • Notable Investors: Microsoft, Google, Falfurrias Management Partners, RevTech Labs Foundation
  • Research Centers and Universities: University of North Carolina at Charlotte, Northeastern University, North Carolina Research Campus

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account